



VIEP : VRAP IP MODEL EVALUATION PLATFORM


The VRAP IP MODEL EVALUATION PLATFORM delivers the following main advantages:

- **Performance:**
 - The simulation speed is more than several times faster than normal gate level or edif netlist simulation
 - Accuracy of the gate level model is maintained
 - Support for mixed-language capabilities .
 - Simulation independent of the simulator
 - Platform support for NT or SUN sparc
 - No need to provide binary compiled for a particular version
 - No need to develop OMI , so saving in time
 - Simple block level interface for SOC integration
 - SOIC integrator gets fastest execution during evaluation.
 - Provision to provide internal nodes
 - Corrections thru simple crypted hex file
 - No modification of the IP core or testbench
 - Proof of working model on a FPGA
 - Possibilities of real time prototyping
 - Same VIEP at developer and client site

- **Protection:**
 - VRAP generates a crypted hex files with keys. IP protection is ensured.
 - Transmission of only hex files and keys.
 - IP Provider is in total control of licensing and royalty.
 - With the upcoming winsock interface to vrap, the client can evaluate the model thru internet on the VIEP at the IP Provider's site.

**NOTE**

1. The standard procedure is to develop an OMI interface around the model. Then we need to supply PLI interface to OMI to give access to the simulator. But not all simulators support this mode. Most of the time is spent in providing the interface. Need to provide compiled binary object code for a version, etc. Also we need skilled support engineers to provide support.

VIEP METHOD



Note a: with option winsock , the platform can be at IP PROVIDER PLACE and the client can connect to the IP MODEL thru net and validate the IP.This establishes a global B2B business for ip provider.

Ease of Use Built Into Adding internal nodes to the Protected Model

VRAP-UCB provides support for viewing internal nodes. The IP Provider can bring all interesting buses and signals to the emulation architecture without making any modification to the top module of his IP MODEL. The IP USER can make use of the internal nodes for early validation and integration during evaluation process itself. This provides more confidence for the IP USER to select the IP of his choice.

Key Features

VIEP delivers the following features:

- Fast model simulation performance independent of the SIMULATOR
- Black box model protection.
- INTERNAL NODE OR BUSES for controlled access.
- Event accurate simulation.
- Mixed language independent
- Language neutral model interface
- Only Simulators with PLI / FLI interface support is sufficient
- Global access guaranteed.



Address:

VDesign Private Limited
8/9, Sundaraja Nagar,
100 Feet Road,
Pondicherry.
INDIA 605004.

Web : www.vdesignpl.com
Email : contact@vdesignpl.com
Tel : + 91 413 2202422 , +91 413 2203931
Fax : + 91 413 2204221

All Trademarks are the property of the respective owners.
Copyright 2002 Vdesign private limited. All rights reserved.
Vdesign will guarantee the product to the standard requirements of the country.
Vdesign is not responsible for any damage due to use of its product.
Information subject to change.

Please contact us for any particular certification pertinent to your country.
Release Version: Ver1.0, August 2002.